⌘K

Contents

Digital Electronics

Number Systems

Binary Number System Octal Number System Hexadecimal Number System Number System Conversions Binary Addition Binary Subtraction 1s Complement 2s Complement Signed Number Representation BCD Code Gray Code Excess-3 Code ASCII Code Error Detection Codes Hamming Code

Logic Gates

AND Gate OR Gate NOT Gate NAND Gate NOR Gate XOR Gate XNOR Gate Universal Gates NAND Universal Gates NOR Multi-Input Gates Buffer Gate TTL Logic Family CMOS Logic Family TTL vs CMOS Comparison Logic Level Interfacing

Boolean Algebra

Boolean Algebra Axioms Boolean Algebra Theorems De Morgan Theorem 1 De Morgan Theorem 2 De Morgan Applications Boolean Expression Simplification Canonical SOP Form Canonical POS Form Minterm and Maxterm Relationship K-Map 2 Variable K-Map 3 Variable K-Map 4 Variable K-Map Don't Care Conditions K-Map POS Simplification Quine-McCluskey Method Prime Implicant Chart

Combinational Circuits

Sequential Circuits

Memory & PLDs

ROM Architecture PROM EPROM and EEPROM SRAM DRAM SRAM vs DRAM Flash Memory PLA PAL CPLD FPGA Architecture FPGA vs ASIC

Digital System Design

Propagation Delay Setup and Hold Time Static Hazards Dynamic Hazards Glitches and Races Synchronous Design Principles Clock Skew and Jitter Asynchronous Circuit Design

Other Topics

Other Subjects

Analog Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors VLSI Design Verilog HDL Power Electronics Embedded Systems DSP Electronic Devices

Section Progress26%

7 of 27 articles

Flip-Flop Timing Parameters

Setup time, hold time, propagation delay, clock-to-Q.

Updated: 19 March 2026

7 min read

Flip-Flop Timing Quiz

Evaluate your precision on setup time, hold time, propagation delay, and maximum clock frequency.

Question 1 of 3

Q1.A D flip-flop has a setup time (t_su) of 5 ns, hold time (t_h) of 2 ns, and clock-to-Q propagation delay (t_p) of 8 ns. What is the minimum clock period for reliable operation?

Related Articles

D Flip-Flop

Data flip-flop, no invalid state, transparent latch vs edge.

4 min read

SR Flip-Flop

Edge triggered SR, characteristic equation, excitation table.

5 min read

JK Flip-Flop

Toggle on J=K=1, master-slave, race condition solution.

4 min read

Modeling Flip-Flops

D-FF, T-FF, JK-FF with async/sync resets.

7 min read

Johnson Counter

Twisted ring counter, 2N states from N flip-flops.

8 min read

Flip-Flop Conversions