⌘K

Contents

Basics

Introduction to HDLs Verilog Module Structure Data Types and Logic Values Vectors and Arrays Lexical Conventions Verilog Operators Port Connection Rules

Behavioral Modeling

Procedural Blocks Blocking vs Non-Blocking Control Statements Loops in Verilog FSM Behavioral Modeling Timing Controls Block Statements Task and Function

Dataflow Modeling

Continuous Assignment Delays in Dataflow Conditional Operator Modeling Combinational Logic

Structural Modeling

Gate Level Modeling gate delays Module Instantiation Switch Level Modeling User Defined Primitives Generate Blocks

Sequential Circuits

Modeling Flip-Flops Modeling Latches Modeling Counters Modeling Shift Registers Synchronous Memories

Combinational Circuits

Modeling Multiplexers Modeling Decoders/Encoders Modeling ALUs Modeling Adders Modeling Comparators

Verification

Testbench Basics System Tasks Simulation Time Randomization Assertions Verification Plan

Other Topics

FPGA vs ASIC Synthesis Concepts Verilog 2001 Features PLI Basics

Other Subjects

Analog Electronics Digital Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors VLSI Design Power Electronics Embedded Systems DSP Electronic Devices

Section Progress25%

1 of 4 articles

FPGA vs ASIC

Programmable logic vs fixed custom silicon.

Updated: 19 March 2026

10 min read

FPGA vs ASIC Quiz

Compare FPGA and ASIC trade-offs across NRE cost, performance, power, and time-to-market.

Question 1 of 3

Q1.For a design requiring 10 million units per year, which approach minimizes total cost and why?

Related Articles

FPGA vs ASIC

Comparison of programmable vs custom IC approaches.

6 min read

FPGA Architecture Elements

LUT, CLB, Switch Matrix.

7 min read

FPGA Architecture

Look-up tables, CLBs, IOBs, routing resources.

8 min read

PLI Basics

Programming Language Interface C/C++ connection.

11 min read

Verilog 2001 Features

Signed arithmetic, generate, wildcards.

10 min read

Verification Plan

Synthesis Concepts