Generate Blocks
Conditional and loop generate for scalable structures.
Verilog Generate Constructs
Test your knowledge on this topic.
Question 1 of 3
Q1.What parameter must strictly evaluate to a constant during compilation for a generate loop?
Related Articles
Blocking vs Non-Blocking
Operators = vs <=, scheduling semantics.
7 min read
Procedural Blocks
Always block, initial block, sensitivity lists.
4 min read
Block Statements
Begin-end, fork-join parallel blocks.
9 min read
Gate Level Modeling
Built-in primitives (and, or, not), gate delays.
7 min read
gate delays
Rise, fall, turn-off delays, min/typ/max.
5 min read