⌘K

Contents

Basics

Introduction to HDLs Verilog Module Structure Data Types and Logic Values Vectors and Arrays Lexical Conventions Verilog Operators Port Connection Rules

Behavioral Modeling

Procedural Blocks Blocking vs Non-Blocking Control Statements Loops in Verilog FSM Behavioral Modeling Timing Controls Block Statements Task and Function

Dataflow Modeling

Continuous Assignment Delays in Dataflow Conditional Operator Modeling Combinational Logic

Structural Modeling

Gate Level Modeling gate delays Module Instantiation Switch Level Modeling User Defined Primitives Generate Blocks

Sequential Circuits

Modeling Flip-Flops Modeling Latches Modeling Counters Modeling Shift Registers Synchronous Memories

Combinational Circuits

Modeling Multiplexers Modeling Decoders/Encoders Modeling ALUs Modeling Adders Modeling Comparators

Verification

Testbench Basics System Tasks Simulation Time Randomization Assertions Verification Plan

Other Topics

FPGA vs ASIC Synthesis Concepts Verilog 2001 Features PLI Basics

Other Subjects

Analog Electronics Digital Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors VLSI Design Power Electronics Embedded Systems DSP Electronic Devices

Section Progress80%

4 of 5 articles

Modeling Shift Registers

SISO, SIPO, PISO, PIPO.

Updated: 19 March 2026

8 min read

Shift Registers Quiz

Assess knowledge of shift register architectures and operations.

Question 1 of 3

Q1.How many clock cycles are strictly required to completely load a 4-bit Serial-In Serial-Out (SISO) shift register?

Related Articles

Shift Register Applications

Sequence generator, pseudo random, serial arithmetic.

10 min read

SISO Shift Register

Serial in serial out, data shifting, delay line.

9 min read

PIPO Shift Register

Parallel in parallel out, temporary storage.

5 min read

SIPO Shift Register

Serial in parallel out, serial to parallel conversion.

4 min read

PISO Shift Register

Parallel in serial out, parallel to serial conversion.

12 min read

Modeling Counters

Synchronous Memories