⌘K

Contents

Basics

Introduction to HDLs Verilog Module Structure Data Types and Logic Values Vectors and Arrays Lexical Conventions Verilog Operators Port Connection Rules

Behavioral Modeling

Procedural Blocks Blocking vs Non-Blocking Control Statements Loops in Verilog FSM Behavioral Modeling Timing Controls Block Statements Task and Function

Dataflow Modeling

Continuous Assignment Delays in Dataflow Conditional Operator Modeling Combinational Logic

Structural Modeling

Gate Level Modeling gate delays Module Instantiation Switch Level Modeling User Defined Primitives Generate Blocks

Sequential Circuits

Modeling Flip-Flops Modeling Latches Modeling Counters Modeling Shift Registers Synchronous Memories

Combinational Circuits

Modeling Multiplexers Modeling Decoders/Encoders Modeling ALUs Modeling Adders Modeling Comparators

Verification

Testbench Basics System Tasks Simulation Time Randomization Assertions Verification Plan

Other Topics

FPGA vs ASIC Synthesis Concepts Verilog 2001 Features PLI Basics

Other Subjects

Analog Electronics Digital Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors VLSI Design Power Electronics Embedded Systems DSP Electronic Devices

Section Progress100%

6 of 6 articles

Verification Plan

Directed vs Random testing strategies.

Updated: 19 March 2026

5 min read

Verification Plan Quiz

Evaluate understanding of directed and random verification strategies.

Question 1 of 3

Q1.What is the primary vulnerability of relying exclusively on directed testing?

Related Articles

System Tasks

File I/O ($fopen), printing ($display, $monitor).

11 min read

Randomization

Using $random for test vectors.

8 min read

Testbench Basics

Stimulus, monitoring, checking results.

12 min read

Simulation Time

Timescale directive, $time, $finish, $stop.

10 min read

Introduction to HDLs

Verilog vs VHDL, simulation vs synthesis.

12 min read