Verilog Module Structure
Module, ports, endmodule, instance hierarchy.
Verilog Module Hierarchy
Test your knowledge on this topic.
Question 1 of 3
Q1.What is the default net type for an input port declared without a specific type?
Related Articles
Module Instantiation
Port mapping by order, by name.
6 min read
Verilog Operators
Arithmetic, logical, bitwise, reduction, shift, concatenation.
10 min read
Loops in Verilog
For, while, repeat, forever loops.
8 min read
Port Connection Rules
Input, Output, Inout, reg/wire connection rules.
6 min read
Verilog 2001 Features
Signed arithmetic, generate, wildcards.
10 min read