⌘K

Contents

MOS Fundamentals

MOS Capacitor Structure Threshold Voltage NMOS/PMOS I-V Channel Length Modulation Subthreshold Conduction MOS Capacitances Velocity Saturation Hot Carrier Effect

CMOS Logic

CMOS Inverter CMOS NAND/NOR Complex Gates Pass Transistor Logic Transmission Gates Tri-State Buffers Elmore Delay Logical Effort

CMOS Circuits

CMOS Adders Carry Skip/Select CMOS Multipliers Booth Multiplier Transmission Gate Logic Barrel Shifter Domino Logic Circuits Level Shifters IO Pads

Sequential VLSI

Bistability Principle SR Latch D Latch D Flip-Flop JK Flip-Flop CMOS Setup and Hold Time Clock Skew and Jitter Synchronizers

Memory Design

SRAM 6T Cell SRAM Array Org DRAM 1T Cell DRAM Refresh Sense Amplifiers ROM/PROM Design Flash Memory Cell

Design Flow

VLSI Design Flow Design Entry Lambda Rules Layout Basics DRC LVS Parasitic Extraction

Low Power Design

Power Components Dynamic Power Reduction Leakage Power Reduction Power Gating DVFS

Other Topics

FinFET Technology SOI Technology Design for Testability Fault Models FPGA Architecture Elements

Other Subjects

Analog Electronics Digital Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors Verilog HDL Power Electronics Embedded Systems DSP Electronic Devices

Section Progress25%

2 of 8 articles

CMOS NAND/NOR

Series/Parallel transistor sizing.

Updated: 19 March 2026

4 min read

CMOS NAND NOR

Test your knowledge on transistor sizing and delay in basic gates.

Question 1 of 3

Q1.What is the worst-case delay input transition for a 2-input CMOS NOR gate?

Related Articles

CMOS Adders

Ripple carry, Carry lookahead, Manchester carry chain in CMOS.

10 min read

Transmission Gates

Perfect switch, resistance analysis.

6 min read

CMOS Multipliers

Array multiplier, Wallace tree multiplier basics.

11 min read

Pass Transistor Logic

Signal degradation, threshold drop.

4 min read

Elmore Delay

RC delay estimation.

10 min read