⌘K

Contents

MOS Fundamentals

MOS Capacitor Structure Threshold Voltage NMOS/PMOS I-V Channel Length Modulation Subthreshold Conduction MOS Capacitances Velocity Saturation Hot Carrier Effect

CMOS Logic

CMOS Inverter CMOS NAND/NOR Complex Gates Pass Transistor Logic Transmission Gates Tri-State Buffers Elmore Delay Logical Effort

CMOS Circuits

CMOS Adders Carry Skip/Select CMOS Multipliers Booth Multiplier Transmission Gate Logic Barrel Shifter Domino Logic Circuits Level Shifters IO Pads

Sequential VLSI

Bistability Principle SR Latch D Latch D Flip-Flop JK Flip-Flop CMOS Setup and Hold Time Clock Skew and Jitter Synchronizers

Memory Design

SRAM 6T Cell SRAM Array Org DRAM 1T Cell DRAM Refresh Sense Amplifiers ROM/PROM Design Flash Memory Cell

Design Flow

VLSI Design Flow Design Entry Lambda Rules Layout Basics DRC LVS Parasitic Extraction

Low Power Design

Power Components Dynamic Power Reduction Leakage Power Reduction Power Gating DVFS

Other Topics

FinFET Technology SOI Technology Design for Testability Fault Models FPGA Architecture Elements

Other Subjects

Analog Electronics Digital Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors Verilog HDL Power Electronics Embedded Systems DSP Electronic Devices

Section Progress38%

3 of 8 articles

D Latch

Level sensitive latch, transmission gate implementation.

Updated: 19 March 2026

6 min read

D Latch Quiz

Test your technical knowledge on this topic.

Question 1 of 3

Q1.In a standard transmission-gate D latch, what occurs when the clock signal is high?

Related Articles

Modeling Latches

Level sensitive behavior, inferring latches accident.

6 min read

SR Latch

NOR gate latch, NAND gate latch, invalid state.

7 min read

Synchronizers

Handling asynchronous inputs.

10 min read

Setup and Hold Time

Timing constraints, calculating T_clk.

9 min read

Clock Skew and Jitter

Impact on timing, H-tree clock distribution.

12 min read