ARM Cortex-M Architecture
M3/M4 pipeline, bus matrix.
ARM Cortex Architecture
Test your knowledge on this topic!
Question 1 of 3
Q1.What is the architectural function of the bus matrix in the ARM Cortex-M architecture?
Related Articles
Memory Map
Code, SRAM, Peripheral bit-band regions.
12 min read
Instruction Set
Thumb-2 instruction set highlights.
8 min read
Exception Handling
Entry/Exit sequences, tail-chaining.
11 min read
Stack Memory
MSP vs PSP stacks, operation.
8 min read
Multi-core Processors
SMP, CMP, shared memory consistency.
10 min read