Exception Handling
Entry/Exit sequences, tail-chaining.
Exception Handling Practice
Test your knowledge on this topic!
Question 1 of 3
Q1.Which optimization technique does the NVIC use when a new exception occurs while the processor is already executing exception exit routines?
Related Articles
ARM Cortex-M Architecture
M3/M4 pipeline, bus matrix.
8 min read
Programmers Model
Registers R0-R15, xPSR.
10 min read
Stack Memory
MSP vs PSP stacks, operation.
8 min read
Memory Map
Code, SRAM, Peripheral bit-band regions.
12 min read
Embedded Systems Overview
Definition, constraints, design metrics.
9 min read