⌘K

Contents

Basics

Introduction to HDLs Verilog Module Structure Data Types and Logic Values Vectors and Arrays Lexical Conventions Verilog Operators Port Connection Rules

Behavioral Modeling

Procedural Blocks Blocking vs Non-Blocking Control Statements Loops in Verilog FSM Behavioral Modeling Timing Controls Block Statements Task and Function

Dataflow Modeling

Continuous Assignment Delays in Dataflow Conditional Operator Modeling Combinational Logic

Structural Modeling

Gate Level Modeling gate delays Module Instantiation Switch Level Modeling User Defined Primitives Generate Blocks

Sequential Circuits

Modeling Flip-Flops Modeling Latches Modeling Counters Modeling Shift Registers Synchronous Memories

Combinational Circuits

Modeling Multiplexers Modeling Decoders/Encoders Modeling ALUs Modeling Adders Modeling Comparators

Verification

Testbench Basics System Tasks Simulation Time Randomization Assertions Verification Plan

Other Topics

FPGA vs ASIC Synthesis Concepts Verilog 2001 Features PLI Basics

Other Subjects

Analog Electronics Digital Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors VLSI Design Power Electronics Embedded Systems DSP Electronic Devices

Section Progress14%

1 of 7 articles

Introduction to HDLs

Verilog vs VHDL, simulation vs synthesis.

Updated: 19 March 2026

12 min read

Hardware Description Languages

Test your knowledge on this topic.

Question 1 of 3

Q1.Which characteristic distinguishes simulation from synthesis in hardware description languages?

Related Articles

Verilog Operators

Arithmetic, logical, bitwise, reduction, shift, concatenation.

10 min read

Synthesis Concepts

RTL to Netlist translation.

12 min read

Loops in Verilog

For, while, repeat, forever loops.

8 min read

Simulation Time

Timescale directive, $time, $finish, $stop.

10 min read

Vectors and Arrays

Declaring buses, memories, reg [7:0] mem [0:255].

4 min read

Verilog Module Structure