⌘K

Contents

Basics

Introduction to HDLs Verilog Module Structure Data Types and Logic Values Vectors and Arrays Lexical Conventions Verilog Operators Port Connection Rules

Behavioral Modeling

Procedural Blocks Blocking vs Non-Blocking Control Statements Loops in Verilog FSM Behavioral Modeling Timing Controls Block Statements Task and Function

Dataflow Modeling

Continuous Assignment Delays in Dataflow Conditional Operator Modeling Combinational Logic

Structural Modeling

Gate Level Modeling gate delays Module Instantiation Switch Level Modeling User Defined Primitives Generate Blocks

Sequential Circuits

Modeling Flip-Flops Modeling Latches Modeling Counters Modeling Shift Registers Synchronous Memories

Combinational Circuits

Modeling Multiplexers Modeling Decoders/Encoders Modeling ALUs Modeling Adders Modeling Comparators

Verification

Testbench Basics System Tasks Simulation Time Randomization Assertions Verification Plan

Other Topics

FPGA vs ASIC Synthesis Concepts Verilog 2001 Features PLI Basics

Other Subjects

Analog Electronics Digital Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors VLSI Design Power Electronics Embedded Systems DSP Electronic Devices

Section Progress40%

2 of 5 articles

Modeling Latches

Level sensitive behavior, inferring latches accident.

Updated: 19 March 2026

6 min read

Latch Inference and Modeling

Test your knowledge on this topic.

Question 1 of 3

Q1.What hardware flaw causes unintended latch inference in combinational always blocks?

Related Articles

SR Latch

NOR gate latch, NAND gate latch, invalid state.

7 min read

Modeling Shift Registers

SISO, SIPO, PISO, PIPO.

8 min read

D Latch

Level sensitive latch, transmission gate implementation.

6 min read

SR Latch

NOR and NAND based latches.

7 min read

Modeling Comparators

Comparing vectors.

10 min read

Modeling Flip-Flops

Modeling Counters