⌘K

Contents

Basics

Introduction to HDLs Verilog Module Structure Data Types and Logic Values Vectors and Arrays Lexical Conventions Verilog Operators Port Connection Rules

Behavioral Modeling

Procedural Blocks Blocking vs Non-Blocking Control Statements Loops in Verilog FSM Behavioral Modeling Timing Controls Block Statements Task and Function

Dataflow Modeling

Continuous Assignment Delays in Dataflow Conditional Operator Modeling Combinational Logic

Structural Modeling

Gate Level Modeling gate delays Module Instantiation Switch Level Modeling User Defined Primitives Generate Blocks

Sequential Circuits

Modeling Flip-Flops Modeling Latches Modeling Counters Modeling Shift Registers Synchronous Memories

Combinational Circuits

Modeling Multiplexers Modeling Decoders/Encoders Modeling ALUs Modeling Adders Modeling Comparators

Verification

Testbench Basics System Tasks Simulation Time Randomization Assertions Verification Plan

Other Topics

FPGA vs ASIC Synthesis Concepts Verilog 2001 Features PLI Basics

Other Subjects

Analog Electronics Digital Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors VLSI Design Power Electronics Embedded Systems DSP Electronic Devices

Section Progress20%

1 of 5 articles

Modeling Flip-Flops

D-FF, T-FF, JK-FF with async/sync resets.

Updated: 19 March 2026

7 min read

Flip-Flop Sequential Modeling

Test your knowledge on this topic.

Question 1 of 3

Q1.How is an asynchronous reset implemented in an always block sensitivity list?

Related Articles

Modeling Shift Registers

SISO, SIPO, PISO, PIPO.

8 min read

D Flip-Flop

Data flip-flop, no invalid state, transparent latch vs edge.

4 min read

T Flip-Flop

Toggle flip-flop, T=1 toggles, frequency division.

12 min read

D Flip-Flop

Master-Slave edge triggered register.

12 min read

Modeling Counters

Up/down counter, mod-N counter.

12 min read

Generate Blocks

Modeling Latches