⌘K

Contents

MOS Fundamentals

MOS Capacitor Structure Threshold Voltage NMOS/PMOS I-V Channel Length Modulation Subthreshold Conduction MOS Capacitances Velocity Saturation Hot Carrier Effect

CMOS Logic

CMOS Inverter CMOS NAND/NOR Complex Gates Pass Transistor Logic Transmission Gates Tri-State Buffers Elmore Delay Logical Effort

CMOS Circuits

CMOS Adders Carry Skip/Select CMOS Multipliers Booth Multiplier Transmission Gate Logic Barrel Shifter Domino Logic Circuits Level Shifters IO Pads

Sequential VLSI

Bistability Principle SR Latch D Latch D Flip-Flop JK Flip-Flop CMOS Setup and Hold Time Clock Skew and Jitter Synchronizers

Memory Design

SRAM 6T Cell SRAM Array Org DRAM 1T Cell DRAM Refresh Sense Amplifiers ROM/PROM Design Flash Memory Cell

Design Flow

VLSI Design Flow Design Entry Lambda Rules Layout Basics DRC LVS Parasitic Extraction

Low Power Design

Power Components Dynamic Power Reduction Leakage Power Reduction Power Gating DVFS

Other Topics

FinFET Technology SOI Technology Design for Testability Fault Models FPGA Architecture Elements

Other Subjects

Analog Electronics Digital Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors Verilog HDL Power Electronics Embedded Systems DSP Electronic Devices

Section Progress22%

2 of 9 articles

Carry Skip/Select

Adder optimization architectures.

Updated: 19 March 2026

5 min read

Carry Skip and Select

Test your knowledge on fast adder architectures.

Question 1 of 3

Q1.What characterizes the worst-case delay path in a carry skip adder?

Related Articles

Domino Logic Circuits

Precharge/Evaluate phases, cascade issues.

8 min read

Level Shifters

Interfacing different voltage domains.

7 min read

IO Pads

Input/Output buffers, ESD protection.

5 min read

Transmission Gate Logic

XOR, Multiplexer implementation using TGs.

5 min read

Barrel Shifter

Shifting logic using pass transistors.

4 min read

CMOS Multipliers