Fault Models
Stuck-at faults, delay faults.
Hardware Fault Models
Test your knowledge on this topic.
Question 1 of 3
Q1.In the single stuck-at fault model for an n-input AND gate, how many distinct fault sites exist?
Related Articles
FinFET Technology
3D transistors, advantages over planar.
10 min read
SOI Technology
Silicon On Insulator benefits.
11 min read
PLI Basics
Programming Language Interface C/C++ connection.
11 min read
Synthesis Concepts
RTL to Netlist translation.
12 min read
Verilog 2001 Features
Signed arithmetic, generate, wildcards.
10 min read