⌘K

Contents

MOS Fundamentals

MOS Capacitor Structure Threshold Voltage NMOS/PMOS I-V Channel Length Modulation Subthreshold Conduction MOS Capacitances Velocity Saturation Hot Carrier Effect

CMOS Logic

CMOS Inverter CMOS NAND/NOR Complex Gates Pass Transistor Logic Transmission Gates Tri-State Buffers Elmore Delay Logical Effort

CMOS Circuits

CMOS Adders Carry Skip/Select CMOS Multipliers Booth Multiplier Transmission Gate Logic Barrel Shifter Domino Logic Circuits Level Shifters IO Pads

Sequential VLSI

Bistability Principle SR Latch D Latch D Flip-Flop JK Flip-Flop CMOS Setup and Hold Time Clock Skew and Jitter Synchronizers

Memory Design

SRAM 6T Cell SRAM Array Org DRAM 1T Cell DRAM Refresh Sense Amplifiers ROM/PROM Design Flash Memory Cell

Design Flow

VLSI Design Flow Design Entry Lambda Rules Layout Basics DRC LVS Parasitic Extraction

Low Power Design

Power Components Dynamic Power Reduction Leakage Power Reduction Power Gating DVFS

Other Topics

FinFET Technology SOI Technology Design for Testability Fault Models FPGA Architecture Elements

Other Subjects

Analog Electronics Digital Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors Verilog HDL Power Electronics Embedded Systems DSP Electronic Devices

Section Progress88%

7 of 8 articles

Clock Skew and Jitter

Impact on timing, H-tree clock distribution.

Updated: 19 March 2026

12 min read

Clock Skew Jitter

Test your knowledge of clock distribution networks, skew analysis, and jitter sources in synchronous systems.

Question 1 of 3

Q1.Clock skew between two flip-flops FF1 (launching) and FF2 (capturing) is defined as skew = t_clk2 - t_clk1. If skew is positive (clock arrives later at FF2), what is the effect on the setup time constraint?

Related Articles

Clock Skew and Jitter

Clock distribution, skew effects, jitter sources.

10 min read

D Flip-Flop

Master-Slave edge triggered register.

12 min read

SR Latch

NOR and NAND based latches.

7 min read

D Latch

Level sensitive latch, transmission gate implementation.

6 min read

Bistability Principle

Inverter loop, metastability.

4 min read

Setup and Hold Time