⌘K

Contents

Digital Electronics

Number Systems

Binary Number System Octal Number System Hexadecimal Number System Number System Conversions Binary Addition Binary Subtraction 1s Complement 2s Complement Signed Number Representation BCD Code Gray Code Excess-3 Code ASCII Code Error Detection Codes Hamming Code

Logic Gates

AND Gate OR Gate NOT Gate NAND Gate NOR Gate XOR Gate XNOR Gate Universal Gates NAND Universal Gates NOR Multi-Input Gates Buffer Gate TTL Logic Family CMOS Logic Family TTL vs CMOS Comparison Logic Level Interfacing

Boolean Algebra

Boolean Algebra Axioms Boolean Algebra Theorems De Morgan Theorem 1 De Morgan Theorem 2 De Morgan Applications Boolean Expression Simplification Canonical SOP Form Canonical POS Form Minterm and Maxterm Relationship K-Map 2 Variable K-Map 3 Variable K-Map 4 Variable K-Map Don't Care Conditions K-Map POS Simplification Quine-McCluskey Method Prime Implicant Chart

Combinational Circuits

Sequential Circuits

Memory & PLDs

ROM Architecture PROM EPROM and EEPROM SRAM DRAM SRAM vs DRAM Flash Memory PLA PAL CPLD FPGA Architecture FPGA vs ASIC

Digital System Design

Propagation Delay Setup and Hold Time Static Hazards Dynamic Hazards Glitches and Races Synchronous Design Principles Clock Skew and Jitter Asynchronous Circuit Design

Other Topics

Other Subjects

Analog Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors VLSI Design Verilog HDL Power Electronics Embedded Systems DSP Electronic Devices

Section Progress73%

11 of 15 articles

Buffer Gate

Non-inverting buffer, tri-state buffer, bus applications.

Updated: 19 March 2026

4 min read

Buffer Gate Quiz

Test your knowledge of buffer types, tri-state operation, and bus driving applications.

Question 1 of 3

Q1.A tri-state buffer has three possible output states. When the enable input is LOW (active-HIGH enable), the output is:

Related Articles

OR Gate

Two input OR, truth table, Boolean expression Y=A+B, IC 7432.

5 min read

AND Gate

Two input AND, truth table, Boolean expression Y=AB, IC 7408.

12 min read

NOR Gate

Universal gate, truth table, Y=(A+B)', IC 7402.

12 min read

NAND Gate

Universal gate, truth table, Y=(AB)', IC 7400.

10 min read

NOT Gate

Inverter, truth table, Boolean expression Y=A', IC 7404.

9 min read

Multi-Input Gates

TTL Logic Family