⌘K

Contents

Digital Electronics

Number Systems

Binary Number System Octal Number System Hexadecimal Number System Number System Conversions Binary Addition Binary Subtraction 1s Complement 2s Complement Signed Number Representation BCD Code Gray Code Excess-3 Code ASCII Code Error Detection Codes Hamming Code

Logic Gates

AND Gate OR Gate NOT Gate NAND Gate NOR Gate XOR Gate XNOR Gate Universal Gates NAND Universal Gates NOR Multi-Input Gates Buffer Gate TTL Logic Family CMOS Logic Family TTL vs CMOS Comparison Logic Level Interfacing

Boolean Algebra

Boolean Algebra Axioms Boolean Algebra Theorems De Morgan Theorem 1 De Morgan Theorem 2 De Morgan Applications Boolean Expression Simplification Canonical SOP Form Canonical POS Form Minterm and Maxterm Relationship K-Map 2 Variable K-Map 3 Variable K-Map 4 Variable K-Map Don't Care Conditions K-Map POS Simplification Quine-McCluskey Method Prime Implicant Chart

Combinational Circuits

Sequential Circuits

Memory & PLDs

ROM Architecture PROM EPROM and EEPROM SRAM DRAM SRAM vs DRAM Flash Memory PLA PAL CPLD FPGA Architecture FPGA vs ASIC

Digital System Design

Propagation Delay Setup and Hold Time Static Hazards Dynamic Hazards Glitches and Races Synchronous Design Principles Clock Skew and Jitter Asynchronous Circuit Design

Other Topics

Other Subjects

Analog Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors VLSI Design Verilog HDL Power Electronics Embedded Systems DSP Electronic Devices

Section Progress42%

5 of 12 articles

DRAM

Dynamic RAM, 1T1C cell, refresh requirement, higher density.

Updated: 19 March 2026

5 min read

DRAM Fundamentals Quiz

Evaluate your understanding of DRAM cell architecture, refresh requirements, and timing.

Question 1 of 3

Q1.A 1T1C DRAM cell stores a logic 1 by charging a capacitor to VDD. Why does reading this cell inherently destroy the stored data?

Related Articles

PAL

Programmable array logic, programmable AND fixed OR.

7 min read

PLA

Programmable logic array, programmable AND and OR planes.

6 min read

CPLD

Complex PLD, macrocells, interconnect matrix.

9 min read

PROM

Programmable ROM, fusible links, one-time programming.

5 min read

ROM Architecture

Read only memory, address decoder, fixed data storage.

5 min read