⌘K

Contents

Digital Electronics

Number Systems

Binary Number System Octal Number System Hexadecimal Number System Number System Conversions Binary Addition Binary Subtraction 1s Complement 2s Complement Signed Number Representation BCD Code Gray Code Excess-3 Code ASCII Code Error Detection Codes Hamming Code

Logic Gates

AND Gate OR Gate NOT Gate NAND Gate NOR Gate XOR Gate XNOR Gate Universal Gates NAND Universal Gates NOR Multi-Input Gates Buffer Gate TTL Logic Family CMOS Logic Family TTL vs CMOS Comparison Logic Level Interfacing

Boolean Algebra

Boolean Algebra Axioms Boolean Algebra Theorems De Morgan Theorem 1 De Morgan Theorem 2 De Morgan Applications Boolean Expression Simplification Canonical SOP Form Canonical POS Form Minterm and Maxterm Relationship K-Map 2 Variable K-Map 3 Variable K-Map 4 Variable K-Map Don't Care Conditions K-Map POS Simplification Quine-McCluskey Method Prime Implicant Chart

Combinational Circuits

Sequential Circuits

Memory & PLDs

ROM Architecture PROM EPROM and EEPROM SRAM DRAM SRAM vs DRAM Flash Memory PLA PAL CPLD FPGA Architecture FPGA vs ASIC

Digital System Design

Propagation Delay Setup and Hold Time Static Hazards Dynamic Hazards Glitches and Races Synchronous Design Principles Clock Skew and Jitter Asynchronous Circuit Design

Other Topics

Other Subjects

Analog Electronics Signals & Systems Control Systems Electromagnetic Theory Digital Communication Analog Communication Network Analysis Microprocessors VLSI Design Verilog HDL Power Electronics Embedded Systems DSP Electronic Devices

Section Progress7%

2 of 27 articles

Gated SR Latch

Enable controlled SR latch, clock gating.

Updated: 19 March 2026

10 min read

Gated SR Latch Quiz

Assess your knowledge of enable-controlled SR latch behavior and clock gating.

Question 1 of 3

Q1.In a gated SR latch, what happens to the output when the Enable (EN) input is LOW, regardless of S and R values?

Related Articles

SR Latch

NOR and NAND based latches.

7 min read

Modeling Latches

Level sensitive behavior, inferring latches accident.

6 min read

Multi-Input Gates

3-input, 4-input gates, cascading for more inputs.

9 min read

Universal Gates NOR

Implementing AND OR NOT using only NOR gates.

7 min read

Flip-Flop Conversions

SR to JK, JK to D, JK to T using excitation tables.

6 min read